Function Binding in RTL Design Methodology
نویسندگان
چکیده
This report describes the function binding algorithm in RTL synthesis. It describes the RTL design methodology and implement our function binding algorithms in our RTL design refine tool. We proposed two algorithms here, one algorithm is based on the clique partitioning algorithm and the other is based on the seed constructive based algorithm. Our algorithms are resource constraint algorithm and they are focused to minimize the cost ofinterconnections needed for the datapath and can be performed at different RTL refine steps.
منابع مشابه
Scheduling in RTL Design Methodology
In this report, we describe the novel RTL design methodology based on Accellera RTL semantics. We also propose the scheduling algorithm targeting bus-based architecture for the RTL design methodology. The proposed scheduling algorithm is based on resource constrained list scheduling, which considers the number of function units, storage units, buses and ports of storage units in each control st...
متن کاملC-based Interactive RTL Design Methodology
Much effort in RTL design has been devoted to developing ”push-button” types of tools. However, given the highly complex nature of RTL design, interactive design space exploration with assistance of tools and algorithms can be more effective. In this report, we propose an interactive RTL design environment, targeting a generic RTL processor architecture including pipelining, multicycling and ch...
متن کاملThe New Embedded System Design Methodology For Improving Design Process Performance
Time-to-market pressure and productivity gap force vendors and researchers to improve embedded system design methodology. Current used design method, Register Transfer Level (RTL), is no longer be adequate to comply with embedded system design necessity. It needs a new methodology for facing the lack of RTL. In this paper, a new methodology of hardware embedded system modeling process is design...
متن کاملRequirements and Concepts for Transaction Level Assertion Refinement
Both hardware design and verification methodologies show a trend towards abstraction levels higher than RTL, referred to as transaction level (TL). Transaction level models (TLMs) are mostly used for early prototyping and as reference models for the verification of the derived RTL designs. Assertion based verification (ABV), a well known methodology for RTL models, has started to be applied on ...
متن کاملTLM-Driven Design and Verification – Time For a Methodology Shift
While today’s RTL design and verification flows are a step up from the gatelevel flows of two decades ago, RTL flows are straining to meet the demands of most product teams. When designs are sourced and verified at the register transfer level (RTL), IP reuse is difficult, functional verification is lengthy and cumbersome, and architectural decisions cannot be confirmed prior to RTL verification...
متن کامل